


FH9 DIS (15.6") Broadwell Platform Block Diagram

PCB Stackups


LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : SVCC
LAYER 6 : BOT






Quanta Computer Inc.

PROJECT : FH9

Size Document Number
BLOCK DIAGRAM
Date: Wednesday, November 19, 2014 Sheet 1 of 1







Quanta Computer Inc.

PROJECT : FH9

Size	Document Number	Rev
	Clock Distribution	2A

Date: Wednesday, November 19, 2014

Sheet 4 of 48





Table of Contents

PAGE	DESCRIPTION
01	Block Diagram
02	Front Page
03	Power Sequence
04	Clock Distribution
05	SMBus Address
06	BDW MCP(Display/eDP)
07	BDW MCP(Memory)
08	BDW PCH(GPIO/LPIO/MISC)
09	BDW PCH(PCIE/USB)
10	BDW PCH(RTCHDA/SATA)
11	BDW PCH(CLK/LPC/SPI/SMB)
12	BDW PCH(Power management)
13	BDW MCP(Power)
14	BDW MCP(GND/DAISY/RSVD)
15	BDW MCP(CFG)
16	BDW PCH(Power)
17	BDW MCP(Sideband)
18	DDR3L DIMM-1-RVS(H4.0)
19	DDR3L DIMM-2-RVS(H4.0)
20	TOPAZ_S3_PCIE Interface
21	TOPAZ_S3_Main/DP Power
22	TOPAZ_S3_GND/LVDS/Strap
23	TOPAZ_S3_Power
24	TOPAZ_S3_MEM_Interface
25	TOPAZ_S3_VRAM_DDR3 BGA96
26	DP to VGA (RTD2168)/CRT
27	eDP to LVDS (RTD2132N-CG)
28	HDMI/LVDS
29	LAN RTL8111GS/RJ45 conn
30	Card Reader (RTS5227E)
31	Audio ALC283
32	USB3.0/Charger/USB2.0
33	HDD/ODD/LED
34	WLAN/BT/ NFC/MMB/PWR
35	KB/FAN/TP/TPM/TS
36	G-CLK/WL Dongle/HOLE
37	EC_IT8587
38	VIN/CHARGER-ISL88732
39	SYSTEM 5V/3V(TPSS1225RUK)
40	1.05V-G5335
41	DDR3L 1.35V(RT8231AGQW)
42	SWITCH
43	CPU_CORE(NCP81101B) 28W
44	VGA CORE(INTERISIL 62771)
45	1.5GPU/0.95_GPU(RT8068A)
46	1.8V_GPU&3V_GPU
47	PWR Delivery/RESET/PWROK
48	Change History

Voltage Rails


Power	Voltage	S0	S3	S4	S5	G3	Ctl Signal
3V_RTC	3V	ON	ON	ON	ON	ON	
VIN	19V	ON	ON	ON	ON	OFF	Adaptor in
5V_AUX	5V	ON	ON	ON	ON	OFF	Adaptor in
3V_AUX	3.3V	ON	ON	ON	ON	OFF	Adaptor in
5V_S5	5V	ON	ON	ON	ON	OFF	S5_ON
3V_S5	3.3V	ON	ON	ON	ON	OFF	S5_ON
1.35V_S3	1.35V	ON	ON	OFF	OFF	OFF	S3_ON
5V_S3	5V	ON	ON	OFF	OFF	OFF	S3_ON
3VDUAL_LAN	3.3V	ON	OFF	OFF	OFF	OFF	LAN_ON_EC
3V_WLAN	3.3V	ON	OFF	OFF	OFF	OFF	WLAN_ON
5V_S0	5V	ON	OFF	OFF	OFF	OFF	S0_ON_1
3V_S0	3.3V	ON	OFF	OFF	OFF	OFF	S0_ON_2
1.5V_S0	1.5V	ON	OFF	OFF	OFF	OFF	S0_ON_3
1.05V_S0	1.05V	ON	OFF	OFF	OFF	OFF	S0_ON_1
1.05V_VCCST	1.05V	ON	OFF	OFF	OFF	OFF	S0_ON_1
DDR_VTERM	0.675V	ON	OFF	OFF	OFF	OFF	DDR_PG
VCC_CORE	1.7V	ON	OFF	OFF	OFF	OFF	H_VR_EN_MCP
VGA_CORE	1V	ON	OFF	OFF	OFF	OFF	1.8VGPU_PG
3V_GPU	3.3V	ON	OFF	OFF	OFF	OFF	GPU_ON
1.8V_GPU	1.8V	ON	OFF	OFF	OFF	OFF	GPU_ON
1.5V_GPU	1.5V	ON	OFF	OFF	OFF	OFF	1.8VGPU_PG
0.95V_GPU	0.95V	ON	OFF	OFF	OFF	OFF	GPU_ON

Function List


USB2		PCIE		Display		USB3		SATA	
Port 0	Co-lay USB3.0	Port 1	Card Reader	eDP Port 1	LVDS or eDP	Port 1	USB3.0 Conn	Port 0	HDD
Port 1	Co-lay USB3.0	Port 2	USB3.0 Conn	eDP Port 2	NC	Port 2	USB3.0 Conn	Port 1	ODD
Port 2	Co-lay USB3.0	Port 3	WLAN	DDI Port 1	HDMI	Port 3	Card Reader	Port 2	NC
Port 3	Touch screen	Port 4	GLAN	DDI Port 2	CRT	Port 4	USB3.0 Conn	Port 3	NC
Port 4	Camera	Port 5	GPU(TOPAZ)						
Port 5	USB2.0 Conn								
Port 6	Bluetooth								
Port 7	USB HUB								

Function Select

S@	TOPAZ + VRAM
L@	RTD2132N-CG
E@	Internal eDP
V@	RTD2168
N@	NFC
M@	MMB
TS@	Touch screen
WL@	Wireless Dongle




System Power On Sequencing Timing Diagram



System Power Sequence

- T1: S5_ON TO RSMRST# = 20ms (spec: mini 10ms)
- T2: S0_ON_1 TO S0_ON_2 = 500us
- T3: S0_ON_2 TO VRON = 10ms
- T4: HWPG TO MPWROK = 110ms (spec: >5~99ms)
- T5: H_CPUPWRGD to PLTRST# >1ms


dGPU Power On/Off Sequencing Timing Diagram



dGPU Power Sequence

- T6: 1.8V_GPU to 1.5V_GPU > 10us
- T7: 3V_GPU to 1.5V_GPU < 20ms
- T8: 1.5V_GPU to 3V_GPU < 20ms

POWER UP / POWER DOWN SEQUENCE



Quanta Computer Inc.
PROJECT : FH9

Size: Document Number

Power Sequence


Date: Wednesday, November 19, 2014

Sheet 3 of 3

Broadwell Type-U ULT (DISPLAY)

INT. HDMI

VGA



GPIO PU/PD

PCH_GPIO77	R150	10K_4
PCH_GPIO78	R434	10K_4
PCH_GPIO79	R149	10K_4
PCH_GPIO80	R428	10K_4
PCH_GPIO54	R413	10K_4
PCH_GPIO55	R168	10K_4
PCH_GPIO52	R419	10K_4
PCH_GPIO51	R153	10K_4
PCH_GPIO53	R417	10K_4
CRT_SCL	R131	V@2.2K_4
CRT_SDA	R363	V@2.2K_4

3V_S0



Quanta Computer Inc.


PROJECT : FH9

BDW MCP(DISPLAY/eDP)

Size Document Number

Date: Wednesday, November 19, 2014

Sheet 6 of 46



Broadwell Type-U ULT (GPIO, LPIO, MISC)

GPIO27





With Intel LAN:
Connect to LANWAKE# pin on the LAN
Without Intel LAN:
Used to wake event from DSx

For GPU use

For GPU use


CPU MISC PU/PD

GPIO PU/PD



Note:
 GSPI, UART, I2C and SDIO are only supported on
 the system that enable Connected Standby

Board ID:




BOARD_ID0	PCH_GPIO0
UMA	0
DIS	1

BOARD_ID1	PCH_GPIO1
LVDS	0
eDP	1


BOARD_ID2	PCH_GPIO3
VGA	0
Non-VGA	1

BOARD_ID3	PCH_GPIO4
TOUCH	0
Non-TOUCH	1



 **Quanta Computer Inc.**
PROJECT : FH9

Size	Document Number	Rev
	BDW PCH(GPIO/LPIO/MISC)	2A
Date:	Wednesday, November 19, 2014	Sheet 8 of 48




For GPU use

U31K

BDW_ULT_DDR3L

USB debug port



USB2.0 Port (Co-lay USB3.0)

USB2.0 Port (Co-lay USB3.0)

USB2.0 Port (Co-lay USB3.0)

Touch screen

Camera

Bluetooth

USB2.0 Port



Wireless Dongle

USB3.0

USB3.0

USBBIAS & USBBIAS#

Short the USBBIAS and the USBBIAS# pins and one end of 22.6 +/- 1% to GND
Route signal using 50 ohm single-ended impedance
Spacing: 15mils
Length: 500mils Max



TOPAZ

WLAN(NGFF)

GLAN


Card Reader

USB3.0


PCIE_RCOMP
3K+/- 1% pull to VCCUSB3PLL
Trace Width: 12-15mils(trace)
Spacing: 12mils
Length: 500mils Max

PCIE_IREF
Directly connect to VCCUSB3PLL
Trace Width: 12-15mils(trace)
Spacing: 12mils
Length: 500mils Max


RTC Circuitry(RTC)




Broadwell Type-U ULT (RTC, HDA, JTAG, SATA)




RTC XTAL 32.768KHz



HDA Audio (CLG)



PCH JTAG Debug (CLG)



PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	Schematic
HDA_SDO/I2S0_TXD	Flash Descriptor Security Override	PWROK	0 = Enable Flash Descriptor security. (Int PD) 1 = Disable Flash Descriptor Security	3V_S5 R518 *1K_4 HDA_SDOOUT 37
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	0 = DCPSUSx are powered from an ext. power source 1 = Integrated VRM enabled (330K PU VccRTC)	3V_RTC R515 330K_4 PCH_INTVRMEN R517 *330K_4
DSWVRMEN	DeepSx Well On-Die VRM Enable	ALWAYS	0 = Disable Integrated DSW On-Die VRM 1 = Enable Integrated DSW On-Die VRM (Must be PU)	3V_RTC R514 330K_4 DSWVRMEN 12
GPIO15	TLS Confidentiality	RSMRST#	0 = Disable Intel ME Crypto TLS cipher suite (Int PD) 1 = Enable Intel ME Crypto Transport	8 PCH_GPIO15 8.2K_4 R200 *1K_4
SPKR/GPIO81	No reboot mode setting	PWROK	0 = Disable No Reboot mode (Int PD). 1 = Enable No Reboot mode.	3V_S0 R181 *1K_4 ACZ_SPKR 8,31
GSPIO_MOSI/GPIO86	Boot BIOS Strap Bit	PWROK	0 = Boot from SPI 1 = Boot from LPC	3V_S0 R392 *1K_4 R396 *1K_4 BBS 8
SDIO_D0/GPIO66	Top Swap Override	PWROK	0 = Disable Top Swap mode. (Int PD) 1 = Enable Top Swap mode.	+V3.3S_1.8S_LPSS_SDIO R391 *1K_4 R389 *1K_4 PCH_GPIO66 8

Broadwell Type-U ULT (CLK)

D Card


WLAN

LAN


Topaz

For GPU use


Broadwell Type-U ULT (LPC/SPI/SMB/CLINK)




CLK REQ PU (CLG)



SMBus



SMBus/Pull-up(CLG)




Quanta Computer Inc.
PROJECT : FH9

BDW PCH(CLK/LPC/SPI/SMB)


Size	Document Number		
	BDW PCH(CLK/LPC/SPI/SMB)		
Date	Wednesday, November 19, 2014	Sheet	11 of

VDDQ Output Decoupling Recommendations			
330uF2	7343	BOT socket side	
22uF1	0805	5 on TOP, 6 on BOT inside socket cavity	
10uF10	0805	5 on TOP, 5 on BOT inside socket cavity	

Broadwell U-Type ULT MCP (POWER)





VCCIO_OUT OPTIONS





SVID


Layout note: need routing together and ALERT need between CLK and DATA.





Broadwell U-Type ULT (RSVD, GND)




Broadwell U-Type ULT PCH (CFG)




Processor Strapping

	1	0	
CFG3 MSR Privacy Bit Feature	Debug capability is determined by IA32_Debug_Interface_MSR (C80h) bit[0] setting	IA32_Debug_Interface_MSR (C80h) bit[0] default setting overridden	
CFG4 eDP Enable	DISABLED	ENABLED	




Broadwell U-Type ULT MCP (SIDE BAND)




A+-8


Reserve for ESD




CPU XDP PU/PD



SM_DRAMRST#




PROCHOT#




Quanta Computer Inc

PROJECT : FH9


BDW MCP(SIDE BAND)



Reserve for EMI




DDR3L SODIMM ODT GENERATION





- 1.Level 1 Environment-related Substances Should Never be Used.
- 2.Recycled Resin and Coated Wire should be procured from Green Partners.

Place these Caps near So-Dimm0.








VREF DQ0 M1/M3 Solution








GPU Power Enable







PS_3[3:1]	Vendor	Type	Vendor P/N	Quanta P/N	R375	R376	C472
000	Hynix	256Mx16 *4	H5TC4G63A9R-11C	AKD5PG0W720	NC	4.75K	NC
001	Samsung	256Mx16 *4	K4W4G15460-BC11	AKD5PSS7513	8.45K	2K	NC



R _{pu} (Ω)	R _{pd} (Ω)	Bits [3:1]
NC	4750	000
8450	2000	001
4530	2000	010
8980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111

Note: 0402 1% resistors are required.






RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1 = INSTALL 3K RESISTOR
X = DESIGN DEPENDANT
NA = NOT APPLICABLE



NOTE1: AMD RESERVED CONFIGURATION STRAPS

GPIO21 GPIO20 GPIO19 GPIO18 GPIO17 GPIO16 GPIO15 GPIO14 GPIO13 GPIO12 GPIO11 GPIO10 GPIO9 GPIO8 GPIO7 GPIO6 GPIO5 GPIO4 GPIO3 GPIO2 GPIO1 GPIO0



GPIO_9		GPIO_13	GPIO_12	GPIO_11
BIOSROM		ROMIDCFG2	ROMIDCFG1	ROMIDCFG0
0	128M	0	0	0
0	256M	0	0	1
0	64M	0	1	0
0	Reserved	0	1	1
0	512M	Not Supported		
0	1G	Not Supported		
0	2G	Not Supported		
0	4G	Not Supported		

It is a shared pin strap with CONFIG[2:0] if BIOS ROM EN is set to 0.






MEMORY INTERFACE





Place all these components very close to GPU (Within 25mm) and keep all component close to each Other (within 5mm) except Rser2

This basic topology should be used for DRAM_RST for DDR3/GDDR5. These Capacitors and Resistor values are an example only. The Series R and || Cap values will depend on the DRAM load and will have to be calculated for different Memory ,DRAM Load and board to pass Reset Signal Spec.



I2C address=0xA8


LDO_EN(PIN21)	
0	1
VCCCK_V12from External 1.2V	VCCCK_V12from Embedded LDO




Mode Configuration

	POL1_SDA(PIN22)	
	0	1
POL2_SCL(PIN23)	0	X
	1	ROM ONLY MODE

RTD2168 Supports three operation mode for system design.
Reserve 4.7K resistor pull high/low for mode selection




RTD2168




SMBUS

RTD2168 Slave Address:
0x64/0x65 and 0x68/0x69




CRT PORT


CRT CONN/DDC LEVEL SHIFT




LCD POWER SWITCH



PANEL BACKLIGHT CONTROL





CCD KILL





28

LCD CONNECTOR



For EMI close to connector





For LVDS Only: stuff Ra
For EDP Only: stuff Rb



HDMI




HDMI PORT










Eletro-X





Eleto-X






 Quanta Computer Inc. PROJECT : FH9		
Issue	Document Number	Rev 2A
Audio Code (ALC283)		
Date:	Wednesday, November 18, 2014	Sheet 31 of 48






SATA HDD Connector



SATA ODD Connector



LED

CAPS LED




WLAN



Battery



Power Status



HDD/ODD



NUM LED



Quanta Computer Inc.


PROJECT : FH9

Size	Document Number	Rev
	HDD/ODD/LED	2A


Date: Wednesday, November 19, 2014 Sheet 33 of 48




Keyboard Connector




High level




Touch Pad Connector





TPM



Touch Screen




FAN Control




Quanta Computer Inc.

PROJECT : FH9

Size	Document Number
KB/FAN/TP/TPM/Touch screen	
Date	Wednesday, November 19, 2014
Sheet	35





+1.05V

1.05V

MP-23

G5335QT1U

Fsw=550KHz

Reserve for RF


$$V_{out} = 0.8 * ((R1 + R2) / R2)$$

Quanta Computer Inc.


PROJECT : FH9


1.05V-G5335

Size	Document Number	Rev
		2A
Date:	Wednesday, November 19, 2014	Sheet 40 of 48



Eletro-X








Boot Voltage Table	
R _{boot}	V _{boot}
33K	0V
42.2K	1.65V
49.9K	1.7V
57.6K	1.75V

B-41	(Iccmax)	PR68	113K(CS41132FB17)	15W
	(IMON)	PR167	105K(CS41053F919)	90.9K(CS39092FB11)
	(Loadline)	PR76	1.65K(CS21652FB29)	100K(CS41003F932)
	(OCP)	PR77	510(CS15102FB19)	1.33K(CS21332FB11)
				412(CS14122FB15)







Quanta Computer Inc.

PROJECT : FH9

Size	Document Number	1.8V_GPU&3V_GPU	Rev 2A
Date:	Wednesday, November 19, 2014	Sheet	46 of 48

